REMARKS

By this Preliminary Amendment, Applicants cancel claims 2 and 3 without prejudice or disclaimer of the subject matter thereof, amend claim 1, and add new claims 4-14. Thus, the pending claims are claims 1 and 4-14.

CONCLUSION

Attached hereto is a marked-up version of the changes made to the claims and specification by this amendment. The attachment is captioned "<u>Appendix to the</u>

<u>Preliminary Amendment of February 25, 2002</u>" Deletions appear as normal text surrounded by [] and additions appear as underlined text.

In view of the foregoing, Applicants respectfully request the reconsideration and reexamination of this application and the timely allowance of the pending claims.

Please grant any extensions of time required to enter this response and charge any additional required fees to our deposit account 06-0916.

Respectfully submitted,

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.

Dated: February 25, 2002

Tara L. Bleech

Reg. No. 46,559

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LLP

1300 I Street, NW Washington, DC 20005 202.408.4000 Fax 202.408.4400 www.finnegan.com

Application Number: To be assigned Filing Date: February 25, 2002

53(b) Continuation application of: Application Number: 09/527,563

Filing Date: March 16, 2000

Attorney Docket Number: 04329.2270-01

APPENDIX TO PRELIMINARY AMENDMENT OF FEBRUARY 25, 2002

Amendments to the Specification

Please amend the specification as follows:

On page 1, replace the paragraph beginning on line 11 with the following:

The present invention relates to a semiconductor integrated circuit device [make] making use of an area pad and a wiring arranging method thereof.

On page 9, replace the paragraph beginning on line 22 with the following:

As described above, the wiring length of the I/O slot can be shortened by the rewiring 24, [23] 33 on the outermost periphery of the chip, and the delay in the signal transmission can be improved by the shortening of the I/O slot wiring. The improvement of the delay in the signal transmission will now be described.

On page 12, replace the paragraph beginning on line 2 with the following:

Incidentally, the I/O slot to be replaced is not limited to the adjacent slot. For example, the rewiring 24, [23] 33 as shown in FIG. 1 can be extended to reach the wiring in the outermost peripheral area such as the I/O slots 11c and 11d. It is also possible to interchange the I/O slots apart from each other by at least two slots.

Amendments to the Claims

Please amend claim 1, as follows:

1. (Amended) A semiconductor integrated circuit device, comprising:

FINNEGAN HENDERSON FARABOW GARRETT& DUNNER LLP

1300 l Street, NW Washington, DC 20005 202.408.4000 Fax 202.408.4400 www.finnegan.com

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LLP

1300 L Street, NW Washington, DC 20005 202.408.4000 Fax 202.408.4400 www.finnegan.com [a plurality of] <u>first and second</u> I/O slots arranged in parallel along [the] <u>a</u> peripheral portion of a chip within [the] <u>an</u> inner region of the chip and [having] <u>connected to</u> input/output cells [connected thereto] <u>of the chip</u>;

a [plurality of pads] <u>first</u> pad arranged [a predetermined distance apart from each other] above said <u>first</u> I/O slot [and extending from the peripheral portion of the chip toward the central portion];

a second pad arranged above the first I/O slot and a predetermined distance
apart from the first pad in a direction extending from the peripheral portion of the chip
toward a central portion;

a [plurality of] first wiring [each] having one end positioned in said <u>first</u> pad and having the other end positioned in the peripheral [region] <u>portion</u> of the inner [portion] <u>region</u> of the chip above the <u>first</u> I/O slot; [and]

a second wiring having one end positioned in the second pad and having the other end positioned in the peripheral portion of the inner region of the chip above the second I/O slot;

a [second] third wiring arranged in [the] an outermost peripheral [region] portion of the chip and serving to connect the other end of [each of the plural] the first wiring to [a predetermined] the second I/O slot, the third wiring being isolated from the second wiring; and

a fourth wiring arranged in the outermost peripheral region of the chip and serving to connect the other end of the second wiring to the first I/O slot, the fourth wiring being isolated from the first wiring.